11) Publicati n numb r:

0 044 450

A1

(12)

#### **EUROPEAN PATENT APPLICATION**

21) Application number: 81105138.2

(5) Int. CI.3: G 06 F 7/50

(22) Date of filing: 02.07.81

30 Priority: 10.07.80 GB 8022572

Date of publication of application:
 27.01.82 Bulletin 82/1114

Designated Contracting States:
 BE DE FR GB NL


(7) Applicant: INTERNATIONAL COMPUTERS LIMITED ICL House
Putney, London, SW15 1SW(GB)

(2) inventor: Hart, Peter Anthony 95 GNI Bent Road Cheadle Hulme Cheadle Cheshire, SK8 6NQ(GB)

(A) Representative: Wasmeler, Alfons et al,
Wasmeler & Graf Postfach 382 Grafflinger Strasse 7
D-8400 Regensburg 1(DE)

Digital adder circuit.

(5) A digital adder circuit for binary-coded-decimal operation, comprising a set of multiplexers (11) which are conditioned with a pattern of input bits causing them to form an intermediate result (IR) equal to the sum of the two operands (A0 - A3, 80-83) plus a correction value of six. The intermediate result is adjusted by subtracting the correction value if the intermediate result is less than sixteen. The circuit is also operable in a pure binary mode, or can be made to perform various logical operations.



#### DIGITAL ADDER CIRCUIT

5

10

15

20

25

## Background to the invention

This invention relates to digital adder circuits.

Adder circuits are known which are capable of adding operands of radix other than a power of two e.g. decimal operands. For example, U.S. Patent No. 4172288 describes a method of adding two binary decimal (BCD) operands by first adding the operands as if they were pure binary numbers to form an intermediate result, and then, if necessary, adding a correction value of six to the intermediate result to give the correct BCD result. The condition for adding the correction value is that the intermediate result is granter than or equal to ten. However, a problem with this is that a normal binary adder does not have any logic for detecting whether the sum is greater than or equal to ten. As a result, special logic must be provided to do this.

U.S. Patent no. 3,958,112 describes an alternative arrangement in which the correction value of six is always added to one of the operands before the operands are added together and then, if necessary, the correction value is subtracted from the result. The condition for subtracting the correction value is that the result of the addition is less than sixteen, which is an easy condition to detect since it is simply the inverse of the normal binary adder overflow condition. However, the addition of the correction value before the addition of the operands introduc s an

extra stage which slows down the v rall operation of the circuit.

One object of the present invention is to avoid this reduction of operating speed.

# 5 Summary of the invention

10

15

According to the invention, there is provided a digital adder circuit operable to form the sum of two n-bit operands representing binary-coded numbers of radix other than a power of two, wherein a correction value equal to the difference between 2<sup>n</sup> and said radix is added to the op rands and the operands are added together as if they were pur binary numbers to form an intermediate result, and wherein the correction value is subtracted from the intermediate result if the intermediate result is less than 2<sup>n</sup>, characterised in that the addition of the correction value is performed by the same logic circuit as performs the binary addition of the operands, simultaneously with said binary addition.

In a preferred form of the invention, the adder circuit comprises:

(a) a plurality of multiplexers each having two s 1 cti n control inputs and four data inputs, corresponding pairs of bits of the two operands being fed to the selection control inputs of the respective multiplexers; and

(b) a control circuit for applying a pattern of bits to the data inputs of the multiplexers such as to condition the multiplexers to produce output signals corresponding to the binary sum of the two operands plus the correction value.

(By a multiplexer is meant a circuit which is capable of selecting one of a plurality of data inputs to provide a data output.)

The use of multiplexers in this way is particularly advantageous, since it permits the addition of the correction value with virtually no extra circuitry over and above that required to perform the addition of the two operands. Moreover, by conditioning the multiplexers with different patterns of bits, the circuit can be made to perform pure binary addition or various logic functions.

The use of multiplexers to perform logical functions is known per se. For example, U.S. Patent No. 4157589 describes the use of multiplexers to perform a binary full-adder function. However, the use of multiplexers to perform the addition of a correction value, simultaneously with the addition of two operands, has never before been suggested.

#### Brief description of the drawings

5

10

15

20

25

One digital adder circuit in accordance with the invention will now be described, by way of example, with r ference to the accompanying drawings, of which:

Figur 1 is a block diagram of the add r circuit;
Figur 2 shows a set of multiplexers forming part of
the adder circuit;

Figure 3 shows a function control circuit for controlling the multiplexers:

Figure 4 shows a look-ahead carry circuit;

Figure 5 shows an incrementer circuit;

Figure 6 shows a decimal adjustment circuit; and

Figure 7 shows a decimal adjustment control circuit

for controlling the decimal adjustment circuit.

## Block diagram

5

10

20

As shown in Figure 1, the digital adder circuit receives two four-bit operands AO-A3, BO-B3 (where AO and BO are the most significant bits) and produces a four-bit sum output SUM. The circuit also receives a carry-in signal C.

The circuit is designed to form one stage of a multistage adder with look-ahead carry between the stages. This
means that, instead of providing a carry-out signal, it
produces a carry propagate signal P and a carry generate
signal G. The propagate signal P signifies that this stage
propagates any carry-in applied to it, i.e. that the carryin to the next stage should be equal to the carry-in C to
this stage. The generate signal G indicates that this stage
gen rat s a carry i. that the carry-in to the next stage
must be one, irrespective of th value of the carry in to

this stage. The principles of look-ahead carry addition are well known (see for example an article by O.L. MacSorley entitled "High Speed Arithmetic in Binary Computers", Proceedings of the IRE, January 1961, pages 67-91) and so will not be described in detail herein.

5

10

15

20

25

The two operands AO-A3, BO-B3 are applied to a binary adder 10, consisting of a group of multiplexers 11 and a look-ahead carry circuit 12. The multiplexers 11 operate on each corresponding pair of bits Ai, Bi (where i=0,1,2,3) to produce inter-bit propagate and generate signals Pi and Gi. The look-ahead carry circuit 12 receives these signals and produces a four-bit intermediate result signal IR, and also produces the inter-stage propagate and generate signals P and G.

The multiplexers 11 are controlled by a function control circuit 13 which is in turn controlled by a set of function control bits FN, and a decimal operation control signal DEC. The signal DEC determines the mode of operation for addition; in a first mode (DEC=O) the operands AO-A3, BO-B3 are treated as binary numbers, whereas in a second mode (DEC=1) they are treated as binary-coded decimal numbers.

In the first mode of operation (DEG=0), the adder 10 acts as a normal binary look-ahead carry adder. However, in the second mode (DEG=1) the adder forms the sum of the two operands AO-A3, BO-B3 plus a correction value of six (binary Ollo). In either case, it should be not dethat the

addition is p rformed without any carry-in, since the value of the carry-in signal C is not yet available at this stage of operation. The addition is performed on the assumption that the carry-in is zero.

The intermediate result signal IR is applied to an incrementer circuit 14 which increments it by one to produce a signal IR+1 which represents the value required for th intermediate result when the carry in C is one.

The signal IR and IR+1 are applied to respective decimal adjustment circuits 15 and 16 each of which is selectively operable to subtract the decimal correction value of six. The circuits 15, 16 are respectively controlled by signals ADJ and ADJ<sup>1</sup> from a decimal adjustment control circuit 17. This circuit 17 is in turn controlled by the signal DEC and by the inter-stage propagate and generate signals P and G.

The outputs of the decimal adjustment circuits 15 and 16 are applied to a multiplexer 18, controlled by the carry-in signal C, which selects the output of circuit 15 when C=O, and the output of circuit 16 when C=1. The selected signal appears at the output of the multiplexer 18 as the final result SUM.

#### Multiplexers

5

10

15

20

25

Referring to Figur 2, the group of multiplex rs 11 consists of four pairs of multiplexers MX, one pair for ach corr sponding pair of operands bits Ai,Bi (i=0,1,2,3).

The outputs of ach pair represent the corresponding interbit generate and propagate signals Gi and Pi.

As shown, each multiplexer MX has four data bit inputs O-3, which are connected to receive a four-bit control signal PF, PFX, GF or GFX as shown. These signals are derived from the function control unit 13. Each multiplexer also has two selection control inputs, which are connected to receive the corresponding operand bits Ai, Bi.

#### Control Circuit

5

15

20

10 The control signals PF, PFX, GF, GFX are obtained from the control circuit 13 which is shown in detail in Figure 3. The control circuit derives these signals from an 8-bit function control input signal FN as follows:-

PF is derived directly from the four most significant bits of FN.

PFX is derived from the four most significant bits of FN by way of a set of exclusive -OR gates 30 which are controlled by the decimal mode control signal DEC. When DEC=0, the gates 30 allow signals to pass through without modification so that PFX is equal to PF. When DEC=1, the gates 30 act as inverters and hence PFX is equal to the inverse of PF.

GF is derived directly from the four least significant bits of FN.

GFX is also derived from the four least significant bits of FN. The first and last bits are derived directly, while the middle two bits pass through two exclusive -OR gates 31 which invert these two middl bits when DEC=1.

When it is desired to add two operands AO-A3 and BO-B3, the function code FN is given the value OllO 1000 as shown in Figure 3. The resulting values of the control signals are as follows:

10		PF	PFX	GF	GFX	
	DEC=O	0110	0110	1000	1000	
	DEC=1	0110	1001	1000	1110	

The resulting patterns of bits applied to the data inputs of the multiplexers MX are shown in Figure 2, in which the first column shows the pattern when DEC=O (pure binary mode) and the second column shows the pattern when DEC=1 (decimal mode).

#### Operation of the multiplexers

5

15

It can readily be seen by inspection of Figure 2 that,

when DEC=0, the multiplexers MX are conditioned to produce
the correct values for Pi and Gi appropriate to pure binary
addition of the two operands, according to the equations

Pi - Ai XOR Bi

Gi - Ai AND Bi

25 (where XOR denotes the exclusive - OR function).

Similarly, it can be seen that, when DEC=1, the multiplexers are conditioned to produce the correct values of Pi and Gi appropriate to the formation of the sum of the two operands plus the correction value six (binary Ollo).


It should be noted that the addition of the correction value is performed integrally and simultaneously with the addition of the two operands, and hence does not take any extra time.

5

: 10

15

The multiplexers ll are capable of performing operations other than simple addition, by application of different patterns of control bits FN; for example, binary and decimal subtraction and reverse subtraction, multiplication by 2 of either operand, and logical operations. In the case of these logical operations, GF is always set to 0000, DEC is always zero, and the remaining control bits PF determine the logical function to be performed between the operands A and B as follows:-



	PF	Function
	0000	0
•	0001	A+B
	0010	A.B
5	0011	Ā
	0100	$A.\overline{B}$
	0101	B
	0110	A XOR B
	0111	A.B
10	1000	A.B
	1001	A XOR B
	1010	В
	1011	A + B
	1100	A
15	1101	$A + \overline{B}$
	1110	A + B
	1111	1

By manipulating GF with the PF bits it is possibl to combine the logical and arithmetic operations.

## 20 Look-ahead carry circuit

Figure 4 shows the look-ahead carry circuit 12 in detail. This combines the four pairs of propagate and generate signals Pi, Gi from the multiplexers 11, to produce the intermediate result signal IR, taking account

of any int r-bit carries. The circuit caters for the possibility of both Pi and Gi being "1" simultaneously, which can occur in decimal operation. (For simple binary addition Pi and Gi are mutually exclusive). It also produces the inter-stage propagate and generate signals P and G. It is believed that the operation of the look-ahead carry circuit shown in Figure 4 is self-explanatory and so it will not be described in detail herein.

## Incrementer circuit

5

10

15

20

25

Figure 5 shows the incrementar circuit 14 in detail. This circuit takes the four-bit intermediate result signal IR and increments it by one to form the signal IR+1. It is believed that the operation of this circuit is self-explanatory.

#### Decimal adjustment circuits

Figure 6 shows the decimal adjustment circuit 15 in detail. This circuit is controlled by the signal ADJ and its inverse ADJ, from the control circuit 17. When ADJ=0, the output of this circuit equals its input. However, when ADJ=1, the circuit operates to subtract six (binary Ollo) from the input. It should be noted that, because of the addition of six performed by the binary adder 10, the circuit 15 will never be called upon to subtract six from an input value less than six. This simplifies the design of the circuit 15.

The other decimal adjustment circuit 16 is identical to this circuit, except that the control signal is  $ADJ^1$  and its inverse  $\overline{ADJ}^1$ , and the input is IR4.

## Decimal adjustment control circuit

5

Figure 7 shows the decimal adjustment control circuit 7 in detail. This circuit produces the control signals ADJ and ADJ<sup>1</sup> (and also their inverses ADJ and ADJ<sup>1</sup>) for the two correction circuits 15 and 16. When DEC=0, both ADJ and ADJ<sup>1</sup> are zero; this is because no decimal adjustment is required in the binary mode of operation.

10

15

ADJ=1 whenever DEC=1 and no carry-out is indicated for the binary adder 10, assuming a carry-in value of C=0. This will be the case if G=0. On the other hand, ADJ<sup>1</sup>=1 whenever DEC=1 and no carry-out is indicated for the binary adder 10 assuming a carry-in value of C=1. This will be the case if both G=0 and P=0.

## CLAIMS

5

20

- A digital adder circuit operable to form the sum of two n-bit operands (AO-A3, BO-B3) representing binarycoded numbers of radix other than a power of two, wherein a correction value equal to the difference between 2n and said radix is added to the operands and the operands are added together as if they were pure binary numbers to form an intermediate result (IR), and wherein the correction value is subtracted from the intermediate result if the intermediate result is less than 2<sup>n</sup>, 10 characterised in that the addition of the correction value is performed by the same logic circuit (10) as performs the binary addition of the operands, simultaneously with said binary addition.
- A digital adder circuit according to Claim 1 15 comprising:
  - a plurality of multiplexers (MX) each having two selection control inputs and four data inputs, corresponding pairs of bits (AO, BO - A3, B3) of the two operands being fed to the selection control inputs of the respective multiplexers; and

(b) a control circuit (13) for applying a patt rn of bits (PF, PFX, GF, GFX) to the data inputs of the multiplexers (MX) such as to condition the multiplexers to produce output signals (GO, PO -G3, P3) corresponding to the binary sum of th two operands plus the correction value.

5

10


- 3. A digital adder circuit according to Claim 2 wherein the control circuit (13) is alternatively operable to apply a different pattern of bits (PF, PFX, GF, GFX) to the data inputs of the multiplexers (MX) such as to condition the multiplexers to produce output signals (GO, PO G3, P3) corresponding to the binary sum of the two operands, without the addition of the correction valu.
- 4. A digital adder circuit according to Claim 2 or 3
  15 operable to form the sum of two 4-bit binary-coded-decimal operands, wherein there are eight of said multiplexers (MX), and wherein said control circuit (13) is operable to apply the pattern of bits 1000 0110 1001 1110 1001 1000 0110 to the data inputs of the multiplexers so as to condition
  20 the multiplexers to produce carry generate and propagate signals (GO, PO G3, P3) corresponding to the binary addition of the two operands plus the correction value 0110 (d cimal 6).

5. A digital adder circuit according to Claim 4 wherein the control circuit (13) is alternatively operable to apply the pattern of bits 1000 0110 1000 0110 1000 0110 1000 0110 to the data inputs of the multiplexers so as to condition the multiplexers to produce carry generate and propagate signals (GO, PO - G3, P3) corresponding to the binary addition of the two operands, without the addition of the correction value.

5

20

- claim wherein the logic circuit (10) does not receive any carry-in signal, and further comprising an incrementer circuit (14) for incrementing the intermediate result (IR) by one, and a selector circuit (18) controlled by a carry-in signal (C) for selecting the intermediate result (IR) when the carry-in (C) is zero, and selecting the incremented intermediate result (IR+1) when the carry-in is one.
  - 7. A digital adder circuit according to Claim 6, comprising two adjustment circuits (15,16) operable to subtract the correction value from the intermediate results (IR) and from the incremented intermediate result (IR+1) respectively.







FIG. 4.







FIG. 6.





# **EUROPEAN SEARCH REPORT**

Application number EP 81 10 5138

	Chatton of document with indication, where appropriate, of relevant passages  US - A - 4 263 660 (MOTOROLA)  * The whole patent *   US - A - 4 138 731 (FUJITSU)  * Figure 11; column 12, line 57 - column 13, line 65 *	Relevant to claim	G 06 F 7/50
	* The whole patent *   US - A - 4 138 731 (FUJITSU)  * Figure 11; column 12, line	·	G 06 F 7/50
	* The whole patent *   US - A - 4 138 731 (FUJITSU)  * Figure 11; column 12, line	1,6	G 06 F 7/50
	* Figure 11; column 12, line	1,6	
	* Figure 11; column 12, line	1,6	
	* Figure 11; column 12, line	1,0	1
	of a column is time of		
	US A DOMESTING OF		
Α .	<u>US - A - 3 991 307</u> (MOS TECHNOLOGY	1	
A	<u>US - A - 3 711 693</u> (HONEYWELL)	1	TECHNICAL FIELDS SEARCHED (Int. CL1)
			G 06 F 7/50
- {	i		
	·		
		· · · · · · · · · · · · · · · · · · ·	
	Arts of Millians and Arts of M	restants	
1	Section 19 1 Page 19 19 19 19 19 19 19 19 19 19 19 19 19		CATEGORY OF CITED DOCUMENTS
	ek a b		X: particularly relevant
			A: technological background O: non-written disclosure
			P: Intermediate document
			T: theory or principle undarly the invention
	· · · · · · · · · · · · · · · · · · ·		E: conflicting application  D: document cited in the
			appilcation
			L: citation for other reasons
			&: member of the same pater
1	The present search report has been drawn up for all claims		family,
lace of sea	arch The Hague  Date of completion of the search 27-10-1981	Examiner FO	corresponding document